Method For Cleaning A Solar Cell Surface Opening Made With A Solar Etch Paste by Rohatgi, Ajeet & Meemongkolkiat, Vichai
c12) United States Patent 
Rohatgi et al. 
(54) METHOD FOR CLEANING A SOLAR CELL 
SURFACE OPENING MADE WITH A SOLAR 
ETCH PASTE 
(75) Inventors: Ajeet Rohatgi, Marietta, GA (US); 
Vichai Meemongkolkiat, Atlanta, GA 
(US) 
(73) Assignee: Georgia Tech Research Corporation, 
Atlanta, GA (US) 
( *) Notice: Subject to any disclaimer, the term ofthis 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 199 days. 
(21) Appl. No.: 12/116,132 
(22) Filed: May 6, 2008 
(65) Prior Publication Data 
US 2009/0325327 Al Dec. 31, 2009 
Related U.S. Application Data 
(60) Provisional application No. 60/916,327, filed on May 
7, 2007. 
(51) Int. Cl. 
HOJL 211311 (2006.01) 
(52) U.S. Cl. ...................................................... 438/700 
(58) Field of Classification Search ....................... None 
See application file for complete search history. 
(56) References Cited 
U.S. PATENT DOCUMENTS 
4,105,471 A 8/1978 Yerkes et al. 
4,163,678 A 8/1979 Frosch et al. 
4,235,644 A 1111980 Needes 
4,442,310 A 4/1984 Carlson et al. 
5,011,782 A 4/1991 Lamb et al. 
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
EP 
US0077 41225B2 
(IO) Patent No.: US 7,741,225 B2 
Jun.22,2010 (45) Date of Patent: 
5,230,746 A 
5,468,652 A 
7/1993 Wiedeman et al. 
1111995 Gee 
(Continued) 
FOREIGN PATENT DOCUMENTS 
0 999 598 Al 512000 
(Continued) 
OTHER PUBLICATIONS 
Rentsch J., et al. "Technology Route Towards Industrial Application 
of Rear Passivated Silicon Solar Cells," Photovoltaic Energy conver-
sion, Conference Record of the 2006 IEEE 4th World Conference on, 
IEEE, PI, May 1, 2006, pp. 1008-1011, XP031007477, ISBN: 978-
1-422-0016-4, p. 1008-1010; figure 1, Freiburg, Germany. 
(Continued) 
Primary Examiner-Scott B Geyer 
(74) Attorney, Agent, or Firm-Alston & Bird LLP 
(57) ABSTRACT 
A thin silicon solar cell having a back dielectric passivation 
and rear contact with local back surface field is described. 
Specifically, the solar cell may be fabricated from a crystal-
line silicon wafer having a thickness from 50 to 500 microme-
ters. A barrier layer and a dielectric layer are applied at least 
to the back surface of the silicon wafer to protect the silicon 
wafer from deformation when the rear contact is formed. At 
least one opening is made to the dielectric layer. An aluminum 
contact that provides a back surface field is formed in the 
opening and on the dielectric layer. The aluminum contact 
may be applied by screen printing an aluminum paste having 
from one to 12 atomic percent silicon and then applying a heat 
treatment at 750 degrees Celsius. 
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1 
METHOD FOR CLEANING A SOLAR CELL 
SURFACE OPENING MADE WITH A SOLAR 
ETCH PASTE 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
The present application claims priority to and the benefit of 
U.S. Provisional Patent Application No. 60/916,327, filed 
May 7, 2007. 
GOVERNMENT INTERESTS 
10 
2 
The bottom conductive contact 40 ("rear contact" or "back 
contact") usually comprises aluminum-silicon eutectic. This 
conductive contact 40 typically covers the entire bottom of 
the p-type silicon 10 in order to maximize conduction. The 
aluminum is alloyed with silicon at high temperatures of 
approximately 750 degrees Celsius, well above the alumi-
num-silicon eutectic temperature of 577 degrees Celsius. 
This alloying reaction creates a heavily-doped p-type region 
at the bottom of the base and gives rise to a strong electric field 
there. This field aids in repelling the light-generated electrons 
from recombining with holes at the back contact so that they 
can be collected more efficiently at the p-njunction. 
The interface between silicon and a conductive contact is The U.S. Govermnent has a paid-up nonexclusive, world-
wide license in this invention and the right in limited circum-
stances to require the patent owner to license others on rea-
sonable terms as provided for by the terms of contract No. 
DE-FC36-07G017023 awarded by the U.S. Department of 
Energy. 
15 typically an area having high recombination. For example, 
the back surface recombination velocity of an aluminum back 
surface field across the entire back surface may be 500 cen-
timeters per second or more. High back surface recombina-
tion velocities decrease cell efficiency. 
20 
FIELD OF THE INVENTION 
The present invention generally relates to silicon solar 
cells. More particularly, the present invention relates to a 
formation of a back or rear contact that provides back surface 25 
passivation and optical confinement properties. 
BACKGROUND OF THE INVENTION 
SUMMARY OF THE INVENTION 
One method that has been used to reduce recombination at 
the back contact is to form a dielectric layer of silicon dioxide 
on the rear surface of the silicon wafer. This dielectric layer 
improves passivation, but creates other problems such as how 
to generate openings from the dielectric layer to the silicon, 
and optimizing the size and spacing of each window. In addi-
Solar cells are devices that convert light energy into elec-
trical energy. These devices are also often called photovoltaic 
(PV) cells. Solar cells are manufactured from a wide variety 
of semiconductors. One common semiconductor material is 
crystalline silicon. 
30 tion, the dielectric layer does not protect the silicon wafer 
from aluminum-silicon alloying during contact formation, 
which may deform the silicon wafer. Thin film silicon wafers 
are especially susceptible to deformation. The prior art solu-
tions for reducing recombination at the back surface do not 
Solar cells have three main elements: (1) a semiconductor; 35 adequately address other issues such as preventing thin film 
silicon deformation, determining the size and spacing of 
dielectric openings, cleaning the dielectric openings, and 
forming quality back surface fields at the dielectric openings. 
(2) a semiconductor junction; and (3) conductive contacts. 
Semiconductors such as silicon may be doped n-type or 
p-type. If an n-type silicon and p-type silicon are formed in 
contact with one another, the region in the solar cell where 
they meet is a semiconductor junction. The semiconductor 40 
absorbs light. The energy from the light may be transferred to 
the valence electron of an atom in a silicon layer, which 
allows the valence electron to escape its bound state leaving 
behind a hole. These photogenerated electrons and holes are 
separated by the electric field associated with the p-n junc- 45 
tion. The conductive contacts allow current to flow from the 
solar cell to an external circuit. 
FIG.1 shows the basic elements of a prior art solar cell. The 
solar cells can be fabricated on a silicon wafer. The solar cell 
The solution as presented herein comprises a solar cell 
structure that has a dielectric passivation layer and a rear 
contact with local aluminum back surface field. A process for 
forming the rear contact is provided. In an embodiment, a 
dielectric layer is formed on the rear surface of a thin crys-
talline wafer having ann-region and a p-region. An opening is 
made in the dielectric layer by screen printing an etch paste, 
followed by a first heat treatment. A hydrofluoric acid solu-
tion may be used to remove any residue left by the etch paste. 
The rear contact is formed by screen printing a contact paste 
5 comprises a p-type silicon base 10, an n-type silicon emitter 
20, bottom conductive contact 40, and a top conductive con-
tact 50. The p-type silicon base 10 and the n-type silicon 
emitter 20 contact one together to form the junction. The 
n-type silicon 20 is coupled to the top conductive contact 50. 
The p-type silicon 10 is coupled to the bottom conductive 
contact 40. The top conductive contact 50 and the bottom 
conductive contact 40 are coupled to a load 75 to provide it 
with electricity. 
50 on the entire back surface followed by a second heat treat-
ment. The contact paste is comprised of aluminum and from 
one to 12 atomic percent silicon. The presence of the silicon 
in the contact paste saturates the appetite of aluminum for 
silicon during the second heat treatment, and provides a high-
55 quality back surface field contact at the local openings. The 
use of little or no glass frit in the aluminum helps to avoid 
significant aluminum spiking through the dielectric layer 
which degrades device performance. 
The top conductive contact 50 ("front contact''), compris-
ing silver, enables electric current to flow into the solar cell 5. 60 
The top conductive contact 50, however, does not cover the 
entire face of the cell 5 because silver is not entirely transpar-
ent to light. Thus, the top conductive contact 50 has a grid 
pattern to allow light to enter into the solar cell 5. Electrons 
flow from the top conductive contact 50, and through the load 65 
75, before uniting with holes via the bottom conductive con-
tact 40. 
The foregoing is a summary and thus contains, by neces-
sity, simplifications, generalizations and omissions of detail; 
consequently, those skilled in the art will appreciate that the 
s=ary is illustrative only and is not intended to be in any 
way limiting. Other aspects, inventive features, and advan-
tages of the present disclosure, as defined solely by the 
claims, will become apparent in the non-limiting detailed 
description set forth below. 
US 7,741,225 B2 
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BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a cross-sectional view of a prior art solar cell. 
FIG. 2 is a flowchart for one embodiment of a process for 
forming a back contact with local back surface field. 
FIG. 3A is a DESSIS simulation domain for a line back 
contact. 
FIG. 3B is a DESSIS simulation domain for a point back 
contact. 
FIG. 4A is a DESSIS output graph that shows spacing 
versus efficiency for contacts having 7 5 micrometer width. 
FIG. 4B is a DESSIS output graph that shows spacing 
versus efficiency for contacts having 150 micrometer width. 
FIG. SA to SD are cross-sectional views from an electron 
4 
a conventional tube furnace. The spin-on process enables a 
thicker, more uniform, silicon dioxide layer to be formed, 
which makes the dielectric a diffusion mask for single sided 
diffusion. 
Alternatively the silicon dioxide may be formed via a 
chemical vapor deposition process or plasma enhanced 
chemical vapor deposition (PECVD) process. Such process 
may use silane and oxygen as precursors at a temperature 
from 300 to 500 degrees Celsius for 10 to 20 minutes. A 
10 reaction chamber may be used to control the reactants for this 
process. 
microscope of local back surface fields for different alumi- 15 
num contact pastes. 
In operation 21S, a barrier layer is formed on the front and 
back sides of the wafer. The barrier layer may be comprised of 
silicon nitride having a thickness from 100 to 700 angstroms. 
The silicon nitride layer may be formed using PECVD. Silane 
and animonia may be PECVD precursors of silicon and 
nitride, respectively. Alternatively, the silicon nitride layer 
may be formed using a low pressure chemical vapor deposi-
tion process in a suitable reaction chamber. The barrier layer 
FIGS. 6A to 6E are cross-sectional views for one embodi-
ment of a silicon wafer at each stage of the back contact 
fabrication process. 
FIG. 7A is a bottom plan view for one embodiment of 
window openings to silicon having a point pattern. 
FIG. 7B is a bottom plan view for one embodiment of 
window openings to silicon having a line pattern. 
FIG. 8 is a top view from an electron microscope of an 
opening of a dielectric layer exposed with a screen printing 
etch paste. 
DETAILED DESCRIPTION 
In the following detailed description, numerous specific 
details are set forth in order to provide a thorough understand-
ing of the invention. However, it will be understood by those 
skilled in the art that the present invention may be practiced 
without these specific details. In other instances, well-known 
methods, procedures, components, and circuits have not been 
described in detail so as not to obscure the present invention. 
FIG. 2 depicts a flowchart for forming a high quality rear 
contact that protects the silicon wafer from damage during the 
alloying process and provides a local back surface field. A 
local back surface field (BSF) is desirable because it helps to 
reduce the recombination of electrons at the solar cell's back 
surface. Efficiency of the solar cell is thereby increased if the 
solar cell has a high quality local BSF. 
In operation 200, a p-type or n-type layer is formed on a 
silicon wafer. The silicon wafer may be crystalline. The sili-
con wafer may have a thickness from 200 to 250 micrometers. 
For another embodiment, the silicon wafer may have a thick-
ness from 50 to 500 micrometers. Aluminum-silicon alloying 
across the entire back surface of the silicon wafer may deform 
thin silicon wafers. Thus, rather than forming full area con-
tacts directly on the silicon wafer, barrier and dielectric layers 
are grown on the front and back sides of the silicon wafer in 
operation 210. The dielectric layers may be grown concur-
rently or simultaneously. For one embodiment of the inven-
tion, the dielectric layers are silicon dioxide. For another 
embodiment of the invention, the dielectric layers may be 
aluminum oxide. 
Silicon dioxide may be formed through a spin-on process 
20 on the front surface provides an anti-reflective coating to help 
absorb light. The barrier layers also protect the dielectric 
layers. Without the barrier layer on the back surface, the back 
surface dielectric layer may be subjected to aluminum spik-
ing and impurities through the air. Moreover, the dielectric 
25 layers are more vulnerable to damage by high temperature 
during the firing of the screen printed contacts without the 
barrier layers. 
In operation 220, at least one opening is formed in the 
30 dielectric and barrier layers on the back side of the silicon 
wafer. If a plurality of openings are formed, the openings may 
be evenly distributed across the surface of the silicon wafer. 
For one embodiment of the invention, the opening is made by 
applying a solar etch paste to the barrier layer. An exemplary 
35 solar etch paste is that manufactured by Merck & Co., Inc. 
under the name "Solar Etch AX Ml." The solar etch paste 
may also be used to make openings to the front surface dielec-
tric layer. The etch paste may comprise phosphoric acid, 
hydrofluoric acid, ammonium fluoride, or animonium hydro-
40 gen fluoride. The openings formed in operation 220 may be in 
the shape of points or lines. 
The paste should only be applied to the areas where open-
ings in the dielectric layer are desired. The paste may be 
applied using a screen printing machine. The optimum size 
45 and spacing of the openings to the substrate are a function of 
the resistivity of the wafer. Computer programs such as 
Device Simulations for Smart Integrated Systems (DESSIS) 
may be used to determine the optimum size and spacing of the 
openings. DESSIS calculates optimum spacing based on 
50 parameters including contact type (point or line), contact size 
(7 5 micrometers or 150 micrometers), and lateral BSF (pres-
ence or absence). The simulation domain is derived from the 
smallest unit cell that can be extended periodically to repre-
sent the complete structure. To simplify the simulation prob-
55 !em, front contact parameters may be defined such that the 
front contact is uniformly distributed. Under this scenario, the 
size of the unit cell is controlled by the back contact geometry 
in the DESSIS simulation. 
to achieve a thickness from 1000 to 5000 angstroms on each 
side. During the spin-on process, the dielectric in liquid form 60 
is deposited onto spinning wafers. The spin-on precursor may 
The simulation domain for a line contact is shown in FIG. 
3A. The simulation domain of FIG. 3A comprises a p-type 
silicon300, ann-type silicon310, a dielectric layer 320, a first 
conductive contact 330, a second conductive contact 360, and 
a local BSF 370. The p-type silicon 300 is coupled ton-type 
silicon 310, dielectric layer 320, and local BSF 370. The local 
BSF 370 is coupled to the second conductive contact 360. The 
n-type silicon 310 is coupled to the first conductive contact 
330. 
be a silicon dioxide sol-gel. Silicon dioxide sol-gel is com-
mercially available from Filmtronics, Inc. under the name 
"20B." After the spin-on process, the wafer is dried at a 
temperature from 150 to 250 degrees Celsius for between 10 65 
and 20 minutes. The silicon dioxide may be cured in oxygen 
ambient at a temperature from 875 to 925 degrees Celsius in 
US 7,741,225 B2 
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Similarly, a simulation domain for a point contact is shown 
in FIG. 3B. The simulation domain of FIG. 3B comprises a 
p-type silicon 300, an n-type silicon 310, a dielectric layer 
320, a first conductive contact 330, a second conductive con-
tact 360, and a local BSF 370. The p-type silicon 300 is 
coupled ton-type silicon 310, dielectric layer 320, and local 
BSF 370. The local BSF 370 is coupled to the second con-
ductive contact 360. Then-type silicon 310 is coupled to the 
first conductive contact 330. 
6 
Metalor Technologies, PEMCO Corporation, Shanghai Dae-
joo, Young Solar, or Zhonglian Solar Technology. The alumi-
num paste may comprise fine aluminum particles dispersed in 
an organic vehicle. The organic vehicle may further comprise 
a binder such as ethyl cellulose or methyl cellulose and a 
solvent such as terpineol or carbitol. Silicon content is added 
to the aluminum paste such that the resulting "contact paste" 
comprises from one to 12 atomic percent silicon. 
FIGS. SA to SD show that silicon content in the aluminum 
The optical generation parameters may be set to assume a 
uniform light incident on a textured silicon surface having a 
facet angle of 54.7 degrees, an antireflection layer of index 
2.0, and a thickness of75 nanometers. The incident light may 
also be decreased by approximately 8.5 percent to account for 
shading by a front contact in the actual devices. The internal 
front surface reflection may be set to 92 percent. The back 
surface reflection may be set to 85 percent. 
10 paste improves the formation of the local BSF. The quality of 
a BSF is defined by the uniformity and thickness of the BSF 
region. FIGS. SA to SD are cross-sectional views from a 
scanning electron microscope. FIG. SA is a local BSF formed 
from a fritted aluminum paste. FIG. SB is a local BSF formed 
15 from a fritless aluminum paste. FIG. SC is a local BSF formed 
from a fritless aluminum paste having seven atomic percent 
silicon. FIG. SD is a local BSF formed from a fritless alumi-
num paste having 12 atomic percent silicon. It is evident from The emitter profile may be a Gaussian profile with a peak 
n-type doping concentration at the surface of 1.14xl020 per 
cubic centimeter and a junction depth of 0.3 micrometers, 20 
which correspond to an emitter having a sheet resistance of 
approximately 80 ohms per square. Alternatively, an emitter 
sheet resistance may be varied from 70 to 90 ohms per square. 
The local BSF at the back contact may be defined to have a 
constant p-type doping concentration of lxl019 per cubic 25 
centimeter with a thickness of 1.4 7 micrometers. This results 
FIGS. SA to SD that aluminum pastes having from one to 12 
atomic percent silicon produce higher quality BSF than alu-
minum paste having no silicon content. A local BSF may help 
to achieve a good ohmic contact, especially on a substrate 
having high resistivity. 
Moreover, the local BSF helps to minimize the effect of 
high recombination at the metal interface. The back surface 
recombination velocity of an aluminum BSF across the entire 
back surface is approximately 500 centimeters per second. In 
contrast, a dielectric back passivation with local aluminum 
BSF formed by an aluminum paste with 12 percent silicon 
in an effective surface recombination velocity of approxi-
mately 300 centimeters per second at the contact on a 2.0 
ohm-centimeter substrate. To simulate for lateral BSF, the 
BSF layer may be extended laterally to at least 1.3 microme-
ters outside the contact edge. To simulate for no lateral BSF, 
the BSF layer may be defined to only cover the contact area. 
30 reduces the back surface recombination velocity to 125 cen-
timeters per second or less. 
Other parameter settings may include a cell thickness from 
The contact paste with aluminum and silicon may be 
applied using a screen printing machine. Farone embodiment 
of the invention, the contact paste is fritless. For another 
35 embodiment of the invention, the contact paste is low frit. 
50 to 200 micrometers, a resistivity from 1.5 to 2.5 ohm-
centimeter, a front surface recombination velocity from 
50,000 to 70,000 centimeters per second, a back surface 
recombination velocity at the dielectric from 40 to 60 centi-
meters per second, and a contact resistance of zero ohm-
centimeter squared. Using these parameters, a DESSIS out-
put graph depicting solar cell efficiency depending on contact 40 
spacing for contacts having a 75 micrometer width is shown 
in FIG. 4A, and a graph depicting solar cell efficiency depend-
ing on contact spacing for contacts having a 150 micrometer 
width is shown in FIG. 4B. 
Fritless or low frit aluminum does not etch or disturb the 
dielectric layer. 
A heat treatment is next applied to the contact paste. In 
operation 240, the heat is "ramped up" to a temperature from 
700 to 900 degrees Celsius. The ramp up time to the peak 
temperature is from one to five seconds. Silicon dissolves into 
the aluminum at a temperature greater than the eutectic tem-
perature, which forms a molten aluminum and silicon alloy. 
The fast ramp up time helps to form a more uniform BSF. 
After applying the etch paste, the etch paste is exposed to a 
heat source at a temperature from 300 to 380 degrees Celsius 
for 30 to 45 seconds. The heat source coupled with the solar 
etch paste dissolves the barrier layer and the dielectric layer 
under the paste leaving an opening to the substrate. A hydrof-
luoric acid solution may be used to remove any resulting 
residue in or around the opening. 
45 Once the peak temperature is reached, that temperature is 
maintained for three or less seconds in operation 2SO. For 
example, the peak temperature may be maintained from one 
to three seconds. Maintaining the peak temperature for this 
short period of time helps to prevent junction leakage current 
50 because there is less chance for impurities to diffuse to the 
For another embodiment of the invention, the openings in 
the dielectric layer may be made using a laser or a mechanical 
scribe. The openings may cover one to 10 percent of the rear 
surface area. The dielectric layer remains on the remainder of 55 
the rear surface following operation 220. 
In operation 230, a rear contact layer is applied with an 
aluminum paste that contains from one to 12 atomic percent 
silicon. For one embodiment of the invention, the aluminum 
paste may be product number: AL 53-090, AL 53-110, AL 60 
53-120, AL 53-130, AL 53-131, or AL 5540 which are all 
commercially available from Ferro Corporation. For another 
embodiment of the invention, the aluminum paste may be 
commercially available aluminum paste manufactured by 
DuPont Corporation, Cermet Materials, Inc., Chimet Chemi- 65 
cals, Cixi LvhuanHealthy Products, Daejoo Electronic Mate-
rials, Exojet Electronic, Hamilton Precision Metals, Inc., 
junction. 
Finally, the temperature is "ramped down" to 400 degrees 
Celsius or less in operation 260. The ramp down time is from 
three to six seconds. This fast ramp down time may be 
achieved through a forced cool down. For example, a fan or a 
drive belt that removes wafers from the heat source at a high 
speed may be used to rapidly ramp down the temperature to 
400 degrees Celsius or less. 
The fast ramp down provides for passivation in the bulk 
region. In one embodiment of the invention, the barrier layer 
may comprise a hydrogen concentration from 4xl021 to 
7xl 022 atoms per cubic centimeter. Hydrogen may be incor-
porated into the silicon nitride layer by the PECVD precur-
sors. During the heat treatment, hydrogen may thus be disas-
sociated from the barrier layer. The hydrogen atoms may then 
help passivation in the bulk region of the silicon wafer by 
attaching to defects in the silicon. 
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The solubility of silicon in aluminum is proportional to the 
temperature of the alloy. Therefore, during cool-down, the 
percentage of silicon in the alloy decreases. Excess silicon is 
rejected from the melt and regrows epitaxially at the silicon 
liquid interface. This regrowth layer gets doped with alumi-
num according to the finite solid solubility of aluminum in 
silicon at the solidification temperature. The regrowth layer, 
consequently, becomes a p+ BSF layer. 
If pure aluminum is used rather than the aluminum and 
silicon combination, the aluminum has an appetite for silicon 10 
at high temperatures. As a result, the rejection of silicon onto 
the silicon surface in the openings is decreased. This degrades 
the quality of rear surface passivation and lowers the cell 
performance. 
8 
FIGS. 6A through 6D depict cross sectional views for one 
embodiment of a silicon wafer at various stages in the fabri-
cation process. FIG. 6A depicts a silicon wafer having a 
doped substrate 600 coupled to a diffused layer 610. 
A dielectric layer 620 is coupled to doped substrate 600 in 
FIG. 6B. In addition, a dielectric layer 630 is coupled to 
diffused layer 610. This dielectric layer 620 may be silicon 
dioxide. The dielectric layer 620 may be formed by a spin-on 
process as described above. 
FIG. 6C depicts a barrier layer 640 that is coupled to the 
dielectric layer 620 and a barrier layer 6SO that is coupled to 
the dielectric layer 630. The barrier layers 640 and 6SO may 
be comprised of silicon nitride that is formed by PECVD. The 
barrier layers 640 and 6SO provide protection to the dielectric 
layers. Moreover, barrier layer 6SO may provide an anti-
reflective coating to the front surface of the solar cell. 
FIG. 6D depicts an opening 62S in the dielectric layer 620 
and the barrier layer 640.An opening 63S may also be formed 
in dielectric layer 630 and barrier layer 6SO. For one embodi-
The dielectric layer coupled with the aluminum rear con- 15 
tact having silicon also serves to improve absolute cell effi-
ciency. Absolute cell efficiency is measured by a solar cell's 
ability to convert incoming light into energy. A full area 
aluminum eutectic back contact has a back surface reflec-
tance of approximately 60 percent. Back surface reflectance 20 ment of the invention, the opening 62S and opening 63S may 
be formed by applying a solar etch paste to the dielectric layer 
and then applying a heat treatment to the dielectric layer. The 
heat treatment may involve a temperature from 300 to 380 
degrees Celsius. The heat treatment dissolves the dielectric 
is defined by the percentage of incident light that is reflected 
by the back surface back into the silicon. The back contact 
disclosed in this invention produces a back surface reflec-
tance of greater than 85 percent. The dielectric layer coupled 
to the aluminum and silicon rear contact improves the cell 
efficiency by one to two percent. 
The one to 12 atomic percent silicon additive in the contact 
paste serves to saturate the aluminum of silicon. Because the 
aluminum has a silicon concentration, more silicon is rejected 
from the melt to the opening during cool down. The rejected 
silicon has an aluminum concentration and regrows epitaxi-
ally at the silicon liquid interface forming a p+ BSF layer. Lab 
tests, the results of which are depicted in FIGS. SA to SD, 
have shown that with the silicon additive, a local BSF depth 
from six to 15 micrometers may be achieved. 
The rear contact is traditionally applied directly over the 
entire back surface of the silicon wafer. If silicon is added to 
the aluminum paste and applied to the full back surface of the 
substrate, then one will observe a reduction in the BSF layer 
thickness because less silicon will be dissolved from the 
silicon substrate. Thus, it is contrary to conventional wisdom 
25 layer under the paste, forming an opening to the silicon 810 in 
the dielectric layer 80S as shown in FIG. 8. FIG. 8 depicts a 
bottom plan view of dielectric layer 80S having opening to the 
silicon 810. For another embodiment of the invention, the 
opening 62S and opening 63S may be formed by a laser. For 
30 yet another embodiment of the invention, the opening 62S and 
opening 63S may be formed by a mechanical scribe. 
The opening 62S may be in the form of a point or a line. 
FIG. 7A shows a bottom plan view of a barrier layer 740 
having openings 72S to the silicon in a point pattern. Point 
35 openings may have a rectangular or circular shape. FIG. 7B 
shows a bottom plan view of a barrier layer 740 having 
openings 72S to the silicon in a line pattern. 
FIG. 6E depicts a rear contact 660 that is coupled to the 
dielectric layer 620, barrier layer 640, and the doped substrate 
40 600 via the opening 62S. This rear contact may be comprised 
of aluminum having from one to 12 atomic percent silicon. 
The addition of the silicon in the aluminum provides for a 
high quality BSF 670 having a depth from six to 15 microme-
ters. 
to add silicon to aluminum paste. The inventors, however, 
have uncovered that the addition of silicon to the aluminum 
paste increases the depth of BSF for a local opening geom-
etry. In the absence of silicon in the aluminum paste, the 45 
aluminum layer away from the openings needs greater than 
In the forgoing specification, the invention has been 
described with reference to specific exemplary embodiments 
thereof. It will, however, be evident that various modification 
and changes may be made thereto without departure from the 
broader spirit and scope of the invention as set forth in the 
12 atomic percent silicon to stay in equilibrium during the 
cool-down. This reduces the amount of silicon available for 
regrowth in the openings, resulting in thinner local BSF. The 
addition of silicon to the aluminum paste satisfies the appetite 
for silicon in the aluminum. Therefore, most of the silicon in 
the molten aluminum-silicon alloy in the openings is avail-
able for regrowth, resulting in thicker local BSF. 
50 appended claims. The specification and drawings are, accord-
ingly, to be regarded in an illustrative rather than restrictive 
In addition to improving BSF, the contact paste with silicon 
may help to prevent aluminum spiking. The solubility of 55 
silicon in aluminum rises as temperature increases. As silicon 
diffuses into the aluminum, the aluminum will in turn fill 
voids created by the departing silicon. If the aluminum pen-
etrates the p-n or p+-p junction of the silicon wafer, a lower 
performance will result. 60 
As discussed above, because the contact paste has from one 
to 12 atomic percent silicon, the aluminum will already be 
saturated with silicon atoms. Thus, silicon atoms from the 
substrate are prevented from diffusing into the aluminum 
layer during the heat treatment. Aluminum spiking is thereby 65 
avoided since no voids will be created in the substrate by 
departing silicon. 
sense. 
What is claimed is: 
1. A method comprising: 
forming a diffused layer on a doped substrate of a thin 
silicon wafer having a thickness from 50 to 200 
micrometers, wherein the silicon wafer has a front sur-
face and a back surface; 
forming a spin-on dielectric layeron the back surface of the 
silicon wafer; 
forming a barrier layer on the spin-on dielectric layer; 
applying an etch paste from one to 10 percent of the surface 
area of the barrier layer; 
applying a first heat treatment to the etch paste at a tem-
perature from 300 to 380 degrees Celsius; and 
removing residue from an opening with a solution com-
prising hydrofluoric acid. 
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2. The method of claim 1, wherein the first heat treatment 
is applied for a time period from 30 to 45 seconds. 
3. The method of claim 1, further comprising: 
applying a contact paste to the back surface of the silicon 
wafer following the first heat treatment. 
4. The method of claim 3, wherein the contact paste is an 
aluminum paste having from one to 12 atomic percent silicon. 
5. The method of claim 3, further comprising: 
applying a second heat treatment to the contact paste at a 
peak temperature from 700 to 900 degrees Celsius. 
6. The method of claim 5, wherein the second heat treat-
ment is applied for one to three seconds at the peak tempera-
ture. 
7. The method of claim 1, further comprising: 
determining etch paste application to portions of the sur-
face area of the dielectric layer using a simulations sys-
tem. 
10 
8. The method of claim 7, further comprising: 
entering parameters into the simulation system for deter-
mining etch paste application, wherein the parameters 
comprise an emitter sheet resistance, a cell thickness, a 
resistivity, a front surface recombination velocity, a back 
surface recombination velocity at the dielectric, and a 
contact resistance. 
9. The method of claim 8, wherein the emitter sheet resis-
tance is from 70 to 90 ohms per square, the cell thickness is 
10 from 90 to 200 micrometers, the resistivity is from 1.5 to 2.5 
ohm-centimeter, the front surface recombination velocity is 
from 50,000 to 70,000 centimeters per second, the back sur-
face recombination velocity of the dielectric is from 40 to 60 
centimeters, and the contact resistance is zero ohm-centime-
15 ter squared. 
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